


Schematic Block Diagram



BRD Note:
W=12mils;S=15mils;L<=400mils

dGPU PEG

+VCCIO

18 DMI.IT_MR_0_DP >>> D8 DMI.RXP[0]
18 DMI.IT_MR_0_DN >>> E8 DMI.RXN[0]
18 DMI.IT_MR_1_DP >>> E6 DMI.RXP[1]
18 DMI.IT_MR_1_DN >>> F6 DMI.RXN[1]
18 DMI.IT_MR_2_DP >>> D5 DMI.RXP[2]
18 DMI.IT_MR_2_DN >>> E5 DMI.RXN[2]
18 DMI.IT_MR_3_DP >>> J8 DMI.RXP[3]
18 DMI.IT_MR_3_DN >>> J9 DMI.RXN[3]

PCIE Reversed

? SKYLAKE_HALO
BGA1440 U1C

PEG_PRX_GTX_P15 E25 PEG.RXP[0]
PEG_PRX_GTX_N15 D25 PEG.RXN[0]
PEG_PRX_GTX_P14 E24 PEG.RXP[1]
PEG_PRX_GTX_N14 F24 PEG.RXN[1]
PEG_PRX_GTX_P13 E23 PEG.RXP[2]
PEG_PRX_GTX_N13 D23 PEG.RXN[2]
PEG_PRX_GTX_P12 E22 PEG.RXP[3]
PEG_PRX_GTX_N12 F22 PEG.RXN[3]
PEG_PRX_GTX_P11 E21 PEG.RXP[4]
PEG_PRX_GTX_N11 D21 PEG.RXN[4]
PEG_PRX_GTX_P10 E20 PEG.RXP[5]
PEG_PRX_GTX_N10 F20 PEG.RXN[5]
PEG_PRX_GTX_P9 E19 PEG.RXP[6]
PEG_PRX_GTX_N9 D19 PEG.RXN[6]
PEG_PRX_GTX_P8 E18 PEG.RXP[7]
PEG_PRX_GTX_N8 F18 PEG.RXN[7]
PEG_PRX_GTX_P7 D17 PEG.RXP[8]
PEG_PRX_GTX_N7 E17 PEG.RXN[8]
PEG_PRX_GTX_P6 F16 PEG.RXP[9]
PEG_PRX_GTX_N6 E16 PEG.RXN[9]
PEG_PRX_GTX_P5 D15 PEG.RXP[10]
PEG_PRX_GTX_N5 E15 PEG.RXN[10]
PEG_PRX_GTX_P4 F14 PEG.RXP[11]
PEG_PRX_GTX_N4 E14 PEG.RXN[11]
PEG_PRX_GTX_P3 D13 PEG.RXP[12]
PEG_PRX_GTX_N3 E13 PEG.RXN[12]
PEG_PRX_GTX_P2 F12 PEG.RXP[13]
PEG_PRX_GTX_N2 E12 PEG.RXN[13]
PEG_PRX_GTX_P1 D11 PEG.RXP[14]
PEG_PRX_GTX_N1 E11 PEG.RXN[14]
PEG_PRX_GTX_P0 F10 PEG.RXP[15]
PEG_PRX_GTX_N0 E10 PEG.RXN[15]

PEG_RCOMP G2

PEG_RCOMP

3 OF 14
SKL_H_BGA_BGA REV = 1

PCIE Reversed

B25 PEG_PTX_GRX_P15 C1 2 1 0.22U 0402 10V8K PEG_PTX_C_GRX_P15
A25 PEG_PTX_GRX_N15 C2 2 1 0.22U 0402 10V8K PEG_PTX_C_GRX_N15
B24 PEG_PTX_GRX_P14 C3 2 1 0.22U 0402 10V8K PEG_PTX_C_GRX_P14
C24 PEG_PTX_GRX_N14 C4 2 1 0.22U 0402 10V8K PEG_PTX_C_GRX_N14
B23 PEG_PTX_GRX_P13 C5 2 1 0.22U 0402 10V8K PEG_PTX_C_GRX_P13
A23 PEG_PTX_GRX_N13 C6 2 1 0.22U 0402 10V8K PEG_PTX_C_GRX_N13
B22 PEG_PTX_GRX_P12 C7 2 1 0.22U 0402 10V8K PEG_PTX_C_GRX_P12
C22 PEG_PTX_GRX_N12 C8 2 1 0.22U 0402 10V8K PEG_PTX_C_GRX_N12
B21 PEG_PTX_GRX_P11 C9 2 1 0.22U 0402 10V8K PEG_PTX_C_GRX_P11
A21 PEG_PTX_GRX_N11 C10 2 1 0.22U 0402 10V8K PEG_PTX_C_GRX_N11
B20 PEG_PTX_GRX_P10 C11 2 1 0.22U 0402 10V8K PEG_PTX_C_GRX_P10
C20 PEG_PTX_GRX_N10 C12 2 1 0.22U 0402 10V8K PEG_PTX_C_GRX_N10
B19 PEG_PTX_GRX_P9 C13 2 1 0.22U 0402 10V8K PEG_PTX_C_GRX_P9
A19 PEG_PTX_GRX_N9 C14 2 1 0.22U 0402 10V8K PEG_PTX_C_GRX_N9
B18 PEG_PTX_GRX_P8 C15 2 1 0.22U 0402 10V8K PEG_PTX_C_GRX_P8
C18 PEG_PTX_GRX_N8 C16 2 1 0.22U 0402 10V8K PEG_PTX_C_GRX_N8
A17 PEG_PTX_GRX_P7 C17 2 1 0.22U 0402 10V8K PEG_PTX_C_GRX_P7
B17 PEG_PTX_GRX_N7 C18 2 1 0.22U 0402 10V8K PEG_PTX_C_GRX_N7
C16 PEG_PTX_GRX_P6 C19 2 1 0.22U 0402 10V8K PEG_PTX_C_GRX_P6
B16 PEG_PTX_GRX_N6 C20 2 1 0.22U 0402 10V8K PEG_PTX_C_GRX_N6
A15 PEG_PTX_GRX_P5 C21 2 1 0.22U 0402 10V8K PEG_PTX_C_GRX_P5
B15 PEG_PTX_GRX_N5 C22 2 1 0.22U 0402 10V8K PEG_PTX_C_GRX_N5
C14 PEG_PTX_GRX_P4 C23 2 1 0.22U 0402 10V8K PEG_PTX_C_GRX_P4
B14 PEG_PTX_GRX_N4 C24 2 1 0.22U 0402 10V8K PEG_PTX_C_GRX_N4
A13 PEG_PTX_GRX_P3 C25 2 1 0.22U 0402 10V8K PEG_PTX_C_GRX_P3
B13 PEG_PTX_GRX_N3 C26 2 1 0.22U 0402 10V8K PEG_PTX_C_GRX_N3
C12 PEG_PTX_GRX_P2 C27 2 1 0.22U 0402 10V8K PEG_PTX_C_GRX_P2
B12 PEG_PTX_GRX_N2 C28 2 1 0.22U 0402 10V8K PEG_PTX_C_GRX_N2
A11 PEG_PTX_GRX_P1 C29 2 1 0.22U 0402 10V8K PEG_PTX_C_GRX_P1
B11 PEG_PTX_GRX_N1 C30 2 1 0.22U 0402 10V8K PEG_PTX_C_GRX_N1
C10 PEG_PTX_GRX_P0 C31 2 1 0.22U 0402 10V8K PEG_PTX_C_GRX_P0
B10 PEG_PTX_GRX_N0 C32 2 1 0.22U 0402 10V8K PEG_PTX_C_GRX_N0

dGPU PEG

<< >> PEG_PRX_GTX_N[0..15] 51
<< >> PEG_PRX_GTX_P[0..15] 51
<< >> PEG_PTX_C_GRX_N[0..15] 51
<< >> PEG_PTX_C_GRX_P[0..15] 51

lenovo联想

LENOVO.CRDN

PROCESSOR-PEG/DMI

Size C Document Number
Skylake-H

Rev V0.3


Date: Wednesday, January 27, 2016 Sheet 2 of 99
PROPERTY NOTE: This document contains information confidential and property to LENOVO PND and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of LENOVO PND.

DDI B TO AR DPSNK0

DDI C TO AR DPSNK1

DDI D TO DP Port

DDI2 TO eDP



		SKYLAKE_HALO		U1A	
		BGA1440			
12	M_A_DIM0_CK_DDR0_DP	AG1	DDR0_CK[0]	BR6	M_A_DQ0
12	M_A_DIM0_CK_DDR0_DN	AG2	DDR0_CK[1]	BR6	M_A_DQ1
12	M_A_DIM0_CK_DDR1_DN	AK1	DDR0_CK[1]	BR3	M_A_DQ3
12	M_A_DIM0_CK_DDR1_DP	AK2	DDR0_CK[1]	BR3	M_A_DQ3
12	M_A_DIM1_CK_DDR2_DP	AK3	DDR0_CK[2]	BR6	M_A_DQ5
13	M_A_DIM1_CK_DDR2_DN	AL2	DDR0_CK[2]	BR2	M_A_DQ5
13	M_A_DIM1_CK_DDR3_DP	ALT	DDR0_CK[3]	BR3	M_A_DQ7
13	M_A_DIM1_CK_DDR3_DN	ALT	DDR0_CK[3]	BR4	M_A_DQ8
12	M_A_DIM0_CKE0	AT1	DDR0_CKE[0]	BL5	M_A_DQ9
12	M_A_DIM0_CKE1	AT2	DDR0_CKE[1]	BL2	M_A_DQ10
13	M_A_DIM1_CKE2	AT3	DDR0_CKE[2]	BM1	M_A_DQ11
13	M_A_DIM1_CKE3	AT5	DDR0_CKE[3]	BR4	M_A_DQ12
12	M_A_DIM0_CS0_N	AD5	DDR0_CS[0]	BR1	M_A_DQ14
12	M_A_DIM0_CS1_N	AD5	DDR0_CS[1]	BR2	M_A_DQ15
13	M_A_DIM1_CS2_N	AD5	DDR0_CS[2]	BR4	M_A_DQ16
13	M_A_DIM1_CS3_N	AD5	DDR0_CS[3]	BR5	M_A_DQ17
12	M_A_DIM0_ODT0	AD3	DDR0_ODT[0]	BF5	M_A_DQ19
12	M_A_DIM0_ODT1	AD4	DDR0_ODT[1]	BF2	M_A_DQ20
12	M_A_DIM1_ODT2	AD4	DDR0_ODT[2]	BF1	M_A_DQ22
13	M_A_DIM1_ODT3	AD4	DDR0_ODT[3]	BF2	M_A_DQ23
12,13	M_A_BA0	AH5	DDR0_BA[0]DDR0_CAB[4]DDR0_BA[0]	BD1	M_A_DQ25
12,13	M_A_BA1	AUT	DDR0_BA[1]DDR0_CAB[5]DDR0_BA[1]	BD1	M_A_DQ25
12,13	M_A_BQ0	AUT	DDR0_BA[2]DDR0_CAB[5]DDR0_BQ[0]	BD1	M_A_DQ25
12,13	M_A_A16_RAS_N	AH4	DDR0_RAS#DDR0_CAB[3]DDR0_MA[16]	BD5	M_A_DQ28
12,13	M_A_A14_WE_N	ADT	DDR0_WE#DDR0_CAB[2]DDR0_MA[14]	BD4	M_A_DQ29
12,13	M_A_A15_CAS_N	ADT	DDR0_CAS#DDR0_CAB[1]DDR0_MA[15]	BD4	M_A_DQ29
12,13	M_A_A0	AH5	DDR0_MA[0]DDR0_CAB[9]DDR0_MA[0]	AB2	M_A_DQ33
12,13	M_A_A1	ANA	DDR0_MA[1]DDR0_CAB[8]DDR0_MA[1]	AA4	M_A_DQ34
12,13	M_A_A2	AP5	DDR0_MA[2]DDR0_CAB[8]DDR0_MA[2]	AA5	M_A_DQ35
12,13	M_A_A3	AP2	DDR0_MA[3]	AB5	M_A_DQ36
12,13	M_A_A4	APT	DDR0_MA[4]	AB4	M_A_DQ37
12,13	M_A_A5	AP5	DDR0_MA[5]DDR0_CAA[0]DDR0_MA[5]	AA2	M_A_DQ38
12,13	M_A_A6	ANT	DDR0_MA[6]DDR0_CAA[2]DDR0_MA[6]	AA1	M_A_DQ39
12,13	M_A_A7	AN3	DDR0_MA[7]DDR0_CAA[4]DDR0_MA[7]	V5	M_A_DQ40
12,13	M_A_A8	ATA	DDR0_MA[8]DDR0_CAA[3]DDR0_MA[8]	V2	M_A_DQ41
12,13	M_A_A9	AH2	DDR0_MA[9]DDR0_CAA[1]DDR0_MA[9]	U1	M_A_DQ42
12,13	M_A_A10_AP	AUA	DDR0_MA[10]DDR0_CAB[7]DDR0_MA[10]	U2	M_A_DQ43
12,13	M_A_A11	AN2	DDR0_MA[11]DDR0_CAA[7]DDR0_MA[11]	V4	M_A_DQ45
12,13	M_A_A12	AE3	DDR0_MA[12]DDR0_CAA[6]DDR0_MA[12]	U5	M_A_DQ46
12,13	M_A_A13	AUG	DDR0_MA[13]DDR0_CAB[9]DDR0_MA[13]	U4	M_A_DQ47
12,13	M_A_BQ1	AU3	DDR0_MA[14]DDR0_CAA[9]DDR0_BQ[1]	R2	M_A_DQ48
12,13	M_A_ACT_N	AG3	DDR0_MA[15]DDR0_CAA[9]DDR0_ACT#	P5	M_A_DQ49
12,13	DDR0_A_PARITY	ALF	DDR0_PAR	P4	M_A_DQ51
12,13	DDR0_A_ALERT_N	ALF	DDR0_ALERT#	R5	M_A_DQ52
12,13	M_A_DQS_DN0	BR5	DDR0_DQS[N0]	R2	M_A_DQ53
12,13	M_A_DQS_DN1	BL3	DDR0_DQS[N1]	R1	M_A_DQ54
12,13	M_A_DQS_DN2	BQ3	DDR0_DQS[N2]DDR0_DQS[N4]	P1	M_A_DQ55
12,13	M_A_DQS_DN3	AB3	DDR0_DQS[N3]DDR0_DQS[N5]	M1	M_A_DQ57
12,13	M_A_DQS_DP0	V3	DDR0_DQSP[4]DDR1_DQSP[0]	L4	M_A_DQ58
12,13	M_A_DQS_DP5	R3	DDR0_DQSP[5]DDR1_DQSP[1]	L2	M_A_DQ59
12,13	M_A_DQS_DP7	M3	DDR0_DQSP[6]DDR1_DQSP[4]	M5	M_A_DQ60
12,13	M_A_DQS_DP9	BPS	DDR0_DQSP[9]	M2	M_A_DQ61
12,13	M_A_DQS_DP1	BK3	DDR0_DQSP[1]	L5	M_A_DQ62
12,13	M_A_DQS_DP2	BFS	DDR0_DQSP[2]	L1	M_A_DQ63
12,13	M_A_DQS_DP3	BC3	DDR0_DQSP[2]DDR0_DQSP[4]	BA2	DDR0_ECC[0]
12,13	M_A_DQS_DP4	UB3	DDR0_DQSP[3]DDR0_DQSP[5]	BA1	DDR0_ECC[1]
12,13	M_A_DQS_DP5	PS	DDR0_DQSN[4]DDR1_DQSN[0]	AY4	DDR0_ECC[2]
12,13	M_A_DQS_DP6	L3	DDR0_DQSN[5]DDR1_DQSN[1]	AY5	DDR0_ECC[3]
12,13	M_A_DQS_DP7	AY3	DDR0_DQSN[6]DDR1_DQSN[4]	BA4	DDR0_ECC[4]
12,13	M_A_DQS_DP8	BA3	DDR0_DQSN[7]DDR1_DQSN[5]	AY1	DDR0_ECC[5]
		AY2	DDR0_DQSP[8]	AY2	DDR0_ECC[6]
		BA3	DDR0_DQSN[8]		DDR0_ECC[7]

DDR CHANNEL A



LENOVO.CRDN

PROCESSOR-MEM_CH A

Skylake-H

Size

C

Document Number

Skylake-H

Date

Wednesday, January 27, 2016

Sheet

4


of



99





Rev

V0.3

PROPERTY NOTE: this document contains information confidential and property to LENOVO PND and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of LENOVO PND.














CFG7	1: follow RESET# deassertion *
	0: Wait for BIOS for training






FOR H4+4e






VCCGT_SENSE AH38 CPU_VCCGT_VCC_SENSE CPU_VCCGT_VCC_SENSE
 VSSGT_SENSE AH37 CPU_VCCGT_VSS_SENSE CPU_VCCGT_VSS_SENSE
 VCCGTX_SENSE AH36
 VSSGTX_SENSE AH35






CPU_CORE
BOTTOM: 3XBULK (220UF), 8x0603 (22U), 30X0402 (10UF), 69X0201 (1UF);
TOP: 3XBULK (220UF), 4X0805 (47UF)




BRD Note:
Placed backside




BRD Note:
Placed TOP BGA EDGE

+VCCGT
BOTTOM: 4XBULK (220UF), 8X0603 (22U), 36X0402 (10UF), 69X0201 (1UF);
TOP: 4XBULK (220UF), 6X0805 (47UF)






BRD Note:
Placed backside




BRD Note:
Placed TOP BGA EDGE

DDR4 SODIMM CHANNEL - A BOTTOM REV DIMM0 (5.2 MM HEIGHT CONNECTOR)




DDR4 SODIMM CHANNEL - A TOP STD DIMM1 (4 MM HEIGHT CONNECTOR)




Decoupling Caps

BRD Note:
placed close to CHA DIMMO




DDR4 SODIMM CHANNEL - B BOTTOM STD DIMM0 (5.2 MM HEIGHT CONNECTOR)




Decoupling Caps

BRD Note:
placed close to CHA DIMM0





DDR4 SODIMM CHANNEL - B TOP REV DIMM1 (4.0 MM HEIGHT CONNECTOR)






Decoupling Caps


BRD Note:
placed close to CHA DIMM0




lenovo 联想		LENOVO.CRDN	
File: DDR4 CHB DIMM1			
Size	C	Document Number	Skylake-H
Date: Wednesday, January 27, 2016		Sheet	15 of 99
Rev v0.3			
<p>PROPERTY NOTE: This document contains information confidential and property to LENOVO PND and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of LENOVO PND.</p>			

BRD Note:
VREF trace width 20mils;spacing 20 mils to other signal/planes






Flexible I/O Configuration				
I/O	High Speed Signals	Configuration	DEVICE	GEN
Port 15	SATA 0A / PCIE 9	M.2 SSD2 (L0) / SATA0	JSSD2	PCIE 4x Gen 3 /SATA Gen 3
Port 16	SATA 1A / PCIE 10	M.2 SSD2 (L1)		
Port 17	/ PCIE 11	M.2 SSD2 (L2)		
Port 18	/ PCIE 12	M.2 SSD2 (L3)		
Port 19	SATA 0B / PCIE 13	M.2 SSD12(L0)	JSSD1	PCIE 4 x Gen 3
Port 20	SATA 1B / PCIE 14	M.2 SSD1 (L1)		
Port 21	SATA 2 / PCIE 15	M.2 SSD1 (L2)		
Port 22	SATA 3 / PCIE 16	M.2 SSD1 (L3)		
Port 23	SATA 4 / PCIE 17	SATA HDD	U14	SATA Gen 3
Port 24	SATA 5 / PCIE 18	NC		
Port 25	SATA6 / PCIE 19	NC		
Port 26	SATA7 / PCIE 20	NC		



BRD Note: PCIE BUS
All the AC-coupling caps placed close to connector side;
Non-interleaved breakout is required



LENOVO.CRDN

Title

PCH-PCIE/SATA/HOST

Size

C

Document Number

Skylake-H

Rev

V0.3

Date

Wednesday, January 27, 2016


Sheet

20



of

99

PROPERTY NOTE: This document contains information confidential and property to LENOVO PND and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of LENOVO PND.





CAD Note:
LPC:24M Hz
eSPI:20/30/60M Hz



Flexible I/O Configuration			
I/O	High Speed Signals	Configuration	DEVICE
Port 1	USB3 1 Capable of OTG	NC	
Port 2	USB2 3 / SSIC 1	NC	
Port 3	USB3 3 / SSIC 2	USB3.0	JUSB2
Port 4	USB3 4	NC	
Port 5	USB3 5	NC	
Port 6	USB3 6	NC	

BRD Note:USB3.0
Non-interleaved breakout is required



BOARD_ID2	BOARD_ID1	BOARD_ID0	Description
0	0	0	
0	0	1	
0	1	0	
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	

lenovo联想

LENOVO.CRDN

Title

PCH-USB3.0/LPC

Size C

Document Number


Skylake-H

Rev V0.3

Date: Wednesday, January 27, 2016

Sheet 21 of 99


PROPERTY NOTE: this document contains information confidential and property to LENOVO PND and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of LENOVO PND.




BRD Note: XCLK_BIASREF
Ground reference;Max via:2
Isolation spacing:20mils
Segment Length:100mils;Total length:1000mils
VSS shield recommended;S:W:S=6:4:6




CAD Note:
Max crystal ESR 50K ohm





BRD Note:
Z0=50 ohm +/-15%;Ground reference;Max via:2
Group spacing:15mils;Isolation spacing:20mils
Segment Length:100mils;Total length:1000mils;Length match:100mils
VSS shield recommended;S:W:S=6:4:6








CAD Note: DP* CTRL_DATA (Internal 20K PD)
NC:Disable DP Port





CAD Note:
CRB use 30R;DG use 0R




POWER RAIL	LEVEL (v)	IccMAX current (A)	EDS
+VCCPRIM_1P0	1.0	2.899	
+VCC19P2_1P0	1.0	0.021	
+VCCF100_1P0	1.0	0.138	
+VCCF135_1P0	1.0	0.051	
+VCCF1000C_1P0	1.0	0.024	
+VCCMPHY_1P0	1.0	3.53	
+VCCAAZPLL_1P0_L	1.0	0.008	
+VCCAMPHYPLL_1P0	1.0	0.08	
+VCCAUSB_1P0_L	1.0	0.013	
+V3.3A_VCCPGPPA	3.3	0.084	
+V3.3A_VCCPGPPBCH	3.3	0.259	
+V3.3A_VCCPGPPD	3.3	0.101	
+V3.3A_VCCPGPPEF	3.3	0.134	
+V3.3A_VCCPGPPG	3.3	0.125	
+V3.3A_VCCPSPI	3.3	0.012	
+V3.3S_VCCATS	3.3	0.007	
+V3.3A_V1.8A_VCCPAZTQ3	3.3	0.06	
+VCCPFUSE_3P3	3.3	0.3	
+VCCPUSBDsw_3P3	3.3	0.233	
+VCCPRTCPRIM_3P3	3.3	0.001	
+VCCPRTC_3P3	3.3	0.001	







BRD Note:
+3VLP_EC and RTCVCC trace width 12mils
0.1u placed close to each VCC-GND pair










Note 1 : Since all GPIO belong to VSTBY power domain, and there are some special considerations below:
(1) If it is output to external VCC derived power domain circuit, this signal should be isolated by a diode such as KBRST# and GA20.
(2) If it is input from external VCC derived power domain circuit, this external circuit must consider not to float the GPIO input.

Note 2 :
(1) Each input pin should be driven or pulled.
(2) Each output-drain output pin should be pulled.

LENOVO			
LENOVO.CRDN			
File	EC IT8376VG		
Size	Document Number	Revision	Rev 0.3
Custom	Skylake-H		
Date	Wednesday, January 27, 2016	Time	20:00
PROPERTY NOTE: This document contains information confidential and property to LENOVO PND and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of LENOVO PND.			






CAD Note: PECLK
Clock must be valid within 3ms
after the VDD33 reach 2.0V level



BRD Note: MDI*
Trace length between E-2011B and Transformer
be 1.5-10inch



BRD Note: LAN RBIAS
Keep away from other signals 25mils;
placed on the other side is possible


CAD Note: PPS
1 Hz clock output for IEEE1588 timing sync







CAD Note: POST_I2C*
connect to PCH default and reserve to EC
PU at PCH or EC side










CAD Note: HDMI DONGLE DETECT
LOW:DP PORT ENABLED(Default)*
Hi:HDMI ENABLED




CAD Note: Reserve for ESD




CAD Note: EDP_MUX_PD
Chip power down, active Hi
Internal pull down at ~150kΩ, 3.3V I/O.
L=Normal operation (default)
H=Chip power down






100

JTAG




XTAL



GPIO





HDMI MODE



ROM

AR/PPS COMMON FLASH




IF SOME OF GPIOs ARE NOT IN USE FOLLOW TABLE BELOW:


GPIO	TERMINATION	Power Rail
GPIO_0	10K PU	VCC3V3_LC
GPIO_1	10K PU	VCC3V3_LC
GPIO_2	100K PD	
GPIO_3	100K PD	
GPIO_4	10K PU	VCC3V3_LC
GPIO_5	10K PU	VCC3V3_LC
GPIO_6	100K PD	
GPIO_7	100K PD	
GPIO_8	100K PD	
POC_GPIO_0	10K PU	VCC3V3_TBT_SX
POC_GPIO_1	10K PU	VCC3V3_TBT_SX
POC_GPIO_2	100K PD	
POC_GPIO_3	100K PD	
POC_GPIO_4	10K PU	VCC3V3_TBT_SX
POC_GPIO_5	10K PU	VCC3V3_TBT_SX
POC_GPIO_6	100K PD	



DEBUG PINS:

PIN	TERMINATION
MONDC_SVR	GND
MONDC_DPSNK_0	GND
MONDC_DPSNK_1	GND
MONDC_DPSCRC_0	GND
MONDC_CIO_0	GND
MONDC_CIO_1	GND
TEST_EDM	GND
FUSE_VQPS_64	GND
FUSE_VQPS_128	GND
USB2_ATEST	FLOATING
PCIE_ATEST	FLOATING

lenovo 联想		LENOVO.CRDN	
Title: DDI redriver PS8330			
Size: C	Document Number: Skylake-H	Rev: V0.3	
Date: Wednesday, January 27, 2016 Sheet: 36 of 99			
PROPERTY NOTE: This document contains information confidential and property to LENOVO PND and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of LENOVO PND.			









CM

BRD Note:
Co-lay with R


CAD Note:
Reserve for EMI



LS








CRLS







ESD

CAD Note: Reserve for ESD










CAD Note:
PCIe port 9 is multiplexed with SATA port 0;
SSD2 can be reworked to SATA SSD for debug

CAD Note:
PCIe polarity inversion

CAD Note: PS8527A VDD
1.2V/1.35V/1.5V





CAD Note:
SATA_REXT=7.5K:
Vtx_diff=700 mV


CAD Note: SATA_DEW
L:For SATA Gen3
H:For SATA Gen2

CAD Note: SATA_x_DE
De-emphasis level setting for channel x(x=A,B),
internally tied to VDD/2
[A_DE,B_DE]=M,L
M: -3.5dB
L: 0dB
H: -6dB


CAD Note: SATA_x_EQ
Equalization level setting for channel x(x=A,B),
internally tied to VDD/2
[x_EQ2,x_EQ1]=
L/M: for channel loss up to 2.4dB
L/L: for channel loss up to 7.4dB(CH A)
L/H: for channel loss up to 14.4dB
M/M: for channel loss up to 12.2dB
M/L: for channel loss up to 9.4dB
M/H: for channel loss up to 13.3dB
H/M: for channel loss up to 6.2dB
H/L: for channel loss up to 11.2dB
H/H: for channel loss up to 5dB(CH B)




Theamal Sensor




BRD Note:
Placed close to EMC1403




BRD Note:
Placed close to DDR
W/S=10:10




BRD Note:
Placed close to FAN




FAN CONN.



PROCHOT_N Logic




IR Sensor




lenovo联想		LENOVO.CRDN	
Title Thermal/IR Sensor/FAN			
Size C	Document Number Skylake-H	Rev V0.3	
Date: Wednesday, January 27, 2016	Sheet 44	of 99	
PROPERTY NOTE: this document contains information confidential and property to LENOVO PND and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of LENOVO PND.			

26,28,31 EC_I2C_CLKS R550 1 2 0.0402 5% IR_I2C_CLK
26,28,31 EC_I2C_DATAS R551 1 2 0.0402 5% IR_I2C_DATA


FPR CONN.




RTC CONN.




AC Charge LED







LID




Touch Pad








SPI ROM




LC debug







KB CONN.




TP LED CONN.




SPKR LED CONN.







VCCIO_EN




ALL_SYS_PWRGD_PMIC




H_VCCST_PWRGD




VDDQ_VTT_EN



SLG4P4603VTR




XDP CONN.




EC Debug CONN.

CAD Note:
For EC flash and debug




80 Port Debug CONN.

CAD Note:
For 80 port debug






PCH UART Debug CONN.


CAD Note:
For PCH UART port debug



MB PWRBTN









67.68 MDC[0..63] << MDC[0..63]

69.70 MDO[0..63] << MDO[0..63]





Need confirm with NV if follow PDG to Capacitor/Bead, or only need connect 3V_MAIN to DACA_VDD?








Need double confirm with NV

Table 3-36. GPCPLL_AVDD0/1, LXS_PLLVDD, and FB_PLL_DLL_AVDD0/1 Power Rail Filter Combined

GPU Package	PLL Rails	Capacitor Type	Footprint	Population	Location
GB3B-256	GPCPLL_AVDD0/1 +	0.1 μ F	X7R	0402	5
	LXS_PLLVDD +	22 μ F	X5R	0805	1
	FB_PLL_DLL_AVDD0/1	Bead Type			
		30 Ω (ESR=0.010 Ω)	0603	1	Near GPU















AR DP1


AR DP2


















Follow NV's suggestion, change the ROM to SA00005LP00 (MX25L2006EM1I-12G SOP 8P, A.2)



GPU	VRAM Vendor	Memory Density	VRAM P/N	Die-Revision	Lenovo P/N	Rom_SI	Bom stuff	
N16E-GX	Hynix	128M*16	H5GC2H24BFR-T2C	B-Die	1101020	PD 10K	R631=10KR_1%	NC
		256M*16	H5GC4H24AJR-T2C	A-Die	SV20H30108	PU 4.99K	NC	R628=4.99K_1%
	Samsung	128M*16	K4G20325FD-FC03	D-Die	1100893	PD 4.99K	R631=4.99KR_1%	NC
		256M*16	K4G41325FC-HC03	C-Die	1101023	PD 20K	R631=20KR_1%	NC
	Micron	128M*16	EDW2032BBBG-6A-F	B-Die	SV20G59954	PD 30.1K	R631=30.1KR_1%	NC
		256M*16	EDW4032BABG-60-F	A-Die	SV20G59955	PD 24.9K	R631=24.9KR_1%	NC





G1P
R627038629
BGAT1746
COMMON

1621 GND_10

A2	GND	AJ25
A3	GND	AJ27
A4	GND	AJ29
A48	GND	AJ31
AA15	GND	AK14
AA17	GND	AK16
AA19	GND	AK18
AA21	GND	AK20
AA23	GND	AK22
AA25	GND	AK24
AA27	GND	AK26
AA29	GND	AK28
AA31	GND	AK30
AB11	GND	AK32
AB14	GND	AL11
AB16	GND	AL15
AB18	GND	AL17
AB2	GND	AL19
AB20	GND	AL2
AB22	GND	AL21
AB24	GND	AL23
AB26	GND	AL25
AB28	GND	AL27
AB30	GND	AL29
AB32	GND	AL31
AB34	GND	AL33
AB4	GND	AL4
AB41	GND	AL41
AB42	GND	AL42
AB44	GND	AL44
AB46	GND	AL46
AB48	GND	AL48
AB5	GND	AL5
AB8	GND	AL8
AB9	GND	AL9
AC15	GND	AM14
AC17	GND	AM16
AC19	GND	AM18
AC21	GND	AM20
AC23	GND	AM22
AC25	GND	AM24
AC27	GND	AM26
AC29	GND	AM28
AC31	GND	AM30
AD14	GND	AP11
AD16	GND	AP2
AD18	GND	AP4
AD20	GND	AP41
AD22	GND	AP42
AD24	GND	AP45
AD26	GND	AP46
AD28	GND	AP48
AD30	GND	AP5
AD32	GND	AP8
AE11	GND	AP9
AE15	GND	AT42
AE17	GND	AU11
AE19	GND	AU2
AE2	GND	AU4
AE21	GND	AU45
AE23	GND	AU46
AE25	GND	AU48
AE27	GND	AU5
AE29	GND	AU8
AE31	GND	AU9
AE39	GND	AW13
AE4	GND	AW16
AE41	GND	AW19
AE42	GND	AW22
AE45	GND	AW25
AE46	GND	AW29
AE48	GND	AW31
AE5	GND	AW34
AE8	GND	AY2
AE9	GND	AY4
AF14	GND	AY46
AF16	GND	AY48
AF18	GND	AY5
AF20	GND	AY6
AF22	GND	B1
AF24	GND	B10
AF26	GND	B13
AF28	GND	B16
AF30	GND	B19
AF32	GND	B2
AG15	GND	B22
AG17	GND	B25
AG19	GND	B28
AG21	GND	B31
AG23	GND	B34
AG25	GND	B37
AG27	GND	B40
AG29	GND	B43
AG31	GND	B45
AH11	GND	B48
AH14	GND	B49
AH16	GND	B7
AH18	GND	BA13
AH2	GND	BA16
AH20	GND	BA19
AH22	GND	BA22
AH24	GND	BA25
AH26	GND	BA28
AH28	GND	BA31
AH30	GND	BA34
AH32	GND	BB10
AH39	GND	BB13
AH4	GND	BB16
AH41	GND	BB19
AH42	GND	BB22
AH45	GND	BB23
AH46	GND	BB25
AH48	GND	BB28
AH5	GND	BB38
AH8	GND	BB39
AH9	GND	BB31
AJ15	GND	Y32
AJ17	GND	AW24
AJ19	GND	BB21
AJ21	GND	
AJ23	GND	

G1Q
R627038629
BGAT1746
COMMON

1721 GND_20





BB32	GND	K2
BB34	GND	K4
BB35	GND	K42
BB36	GND	K45
BB8	GND	K46
BC2	GND	K48
BC4	GND	K5
BC48	GND	K8
BC5	GND	L13
BE10	GND	L16
BE13	GND	L19
BE16	GND	L22
BE19	GND	L25
BE2	GND	L28
BE21	GND	L31
BE24	GND	L34
BE27	GND	L37
BE30	GND	L11
BE33	GND	N2
BE36	GND	N39
BE37	GND	N4
BE4	GND	N41
BE7	GND	N42
BE10	GND	N45
BF13	GND	N46
BF16	GND	N48
BF19	GND	N5
BF22	GND	N8
BF23	GND	N9
BF24	GND	P14
BF25	GND	P16
BF26	GND	P18
BF27	GND	P20
BF28	GND	P22
BF29	GND	P24
BF30	GND	P26
BF31	GND	P28
BF32	GND	P30
BF33	GND	P32
BF34	GND	R15
BF35	GND	R17
BF36	GND	R19
BF37	GND	R21
BF5	GND	R23
BF7	GND	R25
BS1	GND	R27
BH1	GND	R28
BH10	GND	R31
BH13	GND	R11
BH16	GND	R14
BH19	GND	R16
BH2	GND	R18
BH22	GND	R2
BH25	GND	R20
BH28	GND	R22
BH31	GND	R24
BH34	GND	R26
BH37	GND	R28
BH5	GND	R30
BH7	GND	R32
B12	GND	R36
B13	GND	R4
C1	GND	T41
C3	GND	T42
C48	GND	T45
D10	GND	T46
D13	GND	T48
D16	GND	T5
D19	GND	T8
D22	GND	T9
D25	GND	U15
D28	GND	U17
D31	GND	U19
D34	GND	U21
D37	GND	U23
D4	GND	U25
D40	GND	U27
D43	GND	U29
D7	GND	U31
E10	GND	V14
E13	GND	V16
E16	GND	V18
E19	GND	V20
E22	GND	V22
E25	GND	V24
E28	GND	V26
E31	GND	V28
E34	GND	V30
E37	GND	V32
E40	GND	V11
E43	GND	W15
E46	GND	W17
E48	GND	W19
E5	GND	W2
E7	GND	W21
F6	GND	W23
G2	GND	W25
G4	GND	W27
G45	GND	W28
G46	GND	W31
G48	GND	W39
G5	GND	W4
H10	GND	W41
H13	GND	W42
H16	GND	W45
H19	GND	W46
H22	GND	W48
H25	GND	W5
H28	GND	W8
H31	GND	Y9
H34	GND	Y14
H37	GND	Y16
H40	GND	Y18
H8	GND	Y20
J13	GND	Y22
J16	GND	Y24
J19	GND	Y26
J22	GND	Y28
J25	GND	Y30
J28	GND	J34
J31	GND	J37




LENOVO.CRDN


GPU GND	
Size C	Document Number
Skylake-H	
Date: Wednesday, January 27, 2016	Sheet 61 of 99

PROPERTY NOTE: This document contains information confidential and property to LENOVO PND and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of LENOVO PND.





52.64 MDA[0..63] >> MDA[0..63]
 52.64 CMDA[0..31] >> CMDA[0..31]
 52.64 DQMA[0..7] >> DQMA[0..7]
 52.64 DQSA[0..7] >> DQSA[0..7]





52.64 MDA[0..63] >> MDA[0..63]
 52.64 CMDA[0..31] >> CMDA[0..31]
 52.64 DQMA[0..7] >> DQMA[0..7]
 52.64 DQSA[0..7] >> DQSA[0..7]




Table 7-5. GDDR5 Mode F Mapping


GB3B-256	Channel 0 0..31	GB3B-256	Channel 1 32..63
CHD0	CAS*	CHD16	CAS*
CHD1	CKE	CHD17	CKE
CHD2	RST*	CHD18	RST*
CHD3	RAS*	CHD19	RAS*
CHD4	A1_A9	CHD20	A1_A9
CHD5	A0_A10	CHD21	A0_A10
CHD6	A12_RFU	CHD22	A12_RFU
CHD7	AB*	CHD23	AB*
CHD8	A6_A11	CHD24	A6_A11
CHD9	A7_A8	CHD25	A7_A8
CHD10	WE*	CHD26	WE*
CHD11	A5_BA1	CHD27	A5_BA1
CHD12	A4_BA2	CHD28	A4_BA2
CHD13	A2_BA0	CHD29	A2_BA0
CHD14	A3_BA3	CHD30	A3_BA3
CHD15	CS*	CHD31	CS*


Notes:
 1. GPU debug pins; not connected to DRAM. See Section 7.1.13.














53.67 MDC[0..63] >> MDC[0..63]
53.67 CMDC[0..31] >> CMDC[0..31]
53.67 DOMC[0..7] >> DOMC[0..7]
53.67 DQSC[0..7] >> DQSC[0..7]





LENOVO.CRDN

Title

GPU VRAM 7

Size

Document Number

Rev

0.3

Skylake-H

Date

Wednesday, January 27, 2016


Sheet

69



of


99


PROPERTY NOTE: This document contains information confidential and property to LENOVO PND and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of LENOVO PND.






		LENOVO.CRDN	
Title			
BLANK			
Size	Document Number		Rev
C	Skylake-H		V0.3
Date:	Wednesday, January 27, 2016	Sheet 72 of	99
<small>*PROPERTY NOTE: this document contains information confidential and property to LENOVO PND and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of LENOVO PND.*</small>			
			














LP#	C1	C0	VOUT (V)
0	X	X	0
1	0	0	0.8
1	0	1	0.95
1	1	0	1
1	1	1	1.05



CAD Note: 1.05VG_ILIM
low: OCP=8A
Floating: OCP=12A
Hi: OCP=16A



	CPU BACK				CPU TOP	
CRB	220	22	10	1	220	47
	2V	0603	0402	0201	2V	0805
pcs	3	8	28	63	2	4

- 1,PDG 3*220uF TOP ,no Back; follow CRB/PDG;
- 2,47uF,22uF follow CRB;
- 3,Reserve 16pcs 22uF for OC;
- 4,10uF/1uF double check EE side
- 5,Total Cap double check with Vendor

lenovo 联想

LENOVO.CRDN

Title
 PWR CPU_CORE2(NCP81382)

Size
 C

Document Number
 Skylake-H

Rev
 V0.3

Date: Wednesday, January 27, 2016

Sheet 54 of 99

PROPERTY NOTE: this document contains information confidential and property to LENOVO PND and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of LENOVO PND.

SKL 842

SKL 844e


Address Pin 10	Slew Rate mV/us	PH	PSYS
19.1K	30	2+0	N



Address Pin 10	Slew Rate mV/us	PH	PSYS
93.1K	30	4+1	N

Vboot ADDR Pin 28	Vboot	Addr
41.2K	0	01h

Vboot ADDR Pin 28	Vboot	Addr
41.2K	0	01h

Vboota ADDRa Pin 27	Vboota	AddrA
80.6K	0	03h





	CPU BACK				CPU TOP	
CRB	220	22	10	1	220	47
	2V	0603	0402	0201	2V	0805
pcs	3	8	35	6	4	6

- 1,PDG 4*220uF TOP ,no Back; follow CRB/PDG;
- 2,47uF,22uF follow CRB;
- 3,Reserve more 16pcs 22uF;
- 4,10uF/1uF double check EE side
- 5,Total Cap double check with Vendor

lenovo 联想


LENOVO.CRDN


Title
 PWR CPU_CORE5(NCP81382)




Size C
 Document Number
 Skylake-H

Date: Wednesday, January 27, 2016
Sheet 67 **of** 99
Rev V0.3














PROPERTY NOTE: This document contains information confidential and property to LENOVO PND and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of LENOVO PND.











B+ (9V~20V)



For SKL H 44e



For SKL H 44e is 4 pcs/100A/130A



For SKL H 44e

